L	Hits	Search Text	DB	Time stamp
Number				
3	13	708/620,625,631,200.ccls. and	USPAT;	2004/09/23
1		(Baugh-Wooley or (Baugh adj Wooley))	US-PGPUB;	17:49
	}	·	EPO; JPO;	
			DERWENT;	
4	13	709/620 625 505 210	IBM_TDB	
1	13	708/620,625,505,210.ccls. and (Baugh-Wooley or (Baugh adj Wooley))	USPAT;	2004/09/23
	1	(badgi wooley of (badgn adj wooley))	US-PGPUB;	17:49
			EPO; JPO;	
	İ		DERWENT;	
-	22741	708/\$.ccls.	IBM_TDB USPAT;	2004/08/30
			US-PGPUB;	19:19
			EPO; JPO;	19.19
			DERWENT;	
			IBM TDB	1
-	9653	708/\$.ccls. and (multiplier\$1 or	USPAT;	2004/08/30
		multiplication or multiplying)	US-PGPUB;	19:19
			EPO; JPO;	
			DERWENT;	
_	27	/700/4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	IBM_TDB	ĺ
	21		USPAT;	2004/09/23
		multiplication or multiplying)) and (Baugh-Wooley or (Baugh adj Wooley))	US-PGPUB;	17:46
		(badgh-wooley or (badgh ad) wooley))	EPO; JPO;	
	}		DERWENT;	
_	12	((708/\$.ccls. and (multiplier\$1 or	IBM_TDB USPAT;	2004/00/20
		multiplication or multiplying)) and	US-PGPUB;	2004/08/30
		(Baugh-Wooley or (Baugh adj Wooley))) and	EPO; JPO;	19:24
		sign\$2 and (unsign\$2 or (un adj sign\$2)	DERWENT;	ľ
		or un-sign\$2)	IBM TDB	į l
-	2	(pop or population) and ((708/\$.ccls. and	USPAT;	2004/08/30
		(multiplier\$1 or multiplication or	US-PGPUB;	19:24
	. *	multiplying)) and (Baugh-Wooley or (Baugh	EPO; JPO;	1
		adj Wooley)))	DERWENT;	J.
~-	240	(man an manual abi an) 1 (Ban (t	IBM_TDB	
	240	(pop or population) and (708/\$.ccls. and	USPAT;	2004/08/30
		<pre>(multiplier\$1 or multiplication or multiplying))</pre>	US-PGPUB;	19:24
		more erbriting / /	EPO; JPO;	
			DERWENT;	
-	84	(708/\$.ccls. and (multiplier\$1 or	IBM_TDB USPAT;	2004/08/30
	Ì	multiplication or multiplying)) and	US-PGPUB;	19:24
		sign\$2 and (unsign\$2 or (un adj sign\$2)	EPO; JPO;	13.27
	[or un-sign\$2) and (pop or population)	DERWENT;	
l	_		IBM TDB	
-	5	(708/\$.ccls. and (multiplier\$1 or	USPAT;	2004/08/30
	ļ	multiplication or multiplying)) and	US-PGPUB;	19:25
		sign\$2 and (unsign\$2 or (un adj sign\$2)	EPO; JPO;	
-		or un-sign\$2) and ((pop or	DERWENT;	
		population).ti. or (pop or population).clm. or (pop or	IBM_TDB	
		population).ab.)		
		populacion, an.,		l i

iege home | search ieee | shop | web account | contact ieee

Membership Publications/Services Standards Conferences Careers/Jobs

Welcome United States Patent and Trademark Office

IEEE Xplore i Million Decuments 1 Million Users

» Search Results

		***		4
Help	FAO	Terms	IEEE Poor Davious	0

⊢ What Can

Journals & Magazines

)- Conference

Or Standards

Proceedings

1 Access? Chicagout

O- Home

Quick Links

Your search matched 16 of 1074479 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in Descending order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

baugh wooley <and> signed

Search

Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Design and VLSI implementation of a novel concurrent 16-bit multiplieraccumulator for DSP applications

Poornaiah, D.V.; Haribabu, R.; Ahmad, M.O.;

Acoustics, Speech, and Signal Processing, 1993. ICASSP-93., 1993 IEEE

International Conference on , Volume: 1 , 27-30 April 1993

Pages: 385 - 388 vol.1

[Abstract] [PDF Full-Text (296 KB)]

2 A novel VLSI BiCMOS/bipolar concurrent multiplier-accumulator for DSP applications

Poornaiah, D.V.; Ananda Mohan, P.; Ahmad, M.O.;

Bipolar/BiCOMS Circuits and Technology Meeting, 1993., Proceedings of the

1993, 4-5 Oct. 1993

Pages:171 - 174

[Abstract] [PDF Full-Text (480 KB)]

3 High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier

Nayak, S.S.; Meher, P.K.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], Volume:

46 , Issue: 5 , May 1999

Pages:655 - 658

[Abstract] [PDF Full-Text (116 KB)] **IEEE JNL**

4 A theoretical approach to estimation of bounds on power consumption in digital multipliers

Satyanarayana, J.H.; Parhi, K.K.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume: 44 , Issue: 6 , June 1997

()- Advanced

O- By Author

O-Basic

() Join IEEE

Establish IEEE Web Account

Or Access the HEEE Momber Digital Library

() Access the HEEE Enterprise Fife Cabinet

🖴 Print Format

Pages: 473 - 481

[Abstract] [PDF Full-Text (216 KB)] IEEE JNL

5 Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures

Amira, A.; Bouridane, A.; Milligan, P.; Belatreche, A.; Computers and Digital Techniques, IEE Proceedings-, Volume: 149, Issue: 1, Jan. 2002 Pages: 17 - 24

[Abstract] [PDF Full-Text (757 KB)] IEE JNL

6 Novel FPGA implementations of Walsh-Hadamard transforms for signal processing

Amira, A.; Bouridane, A.; Milligan, P.; Roula, M.; Vision, Image and Signal Processing, IEE Proceedings-, Volume: 148, Issue: 6, Dec. 2001 Pages: 377 - 383

[Abstract] [PDF Full-Text (435 KB)] IEE JNL

7 High-density 16/8/4-bit configurable multiplier

Bermak, A.; Martinez, D.; Noullet, J.-L.; Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G-Circuits, Devices and Systems], Volume: 144, Issue: 5, Oct. 1997 Pages: 272 - 276

[Abstract] [PDF Full-Text (756 KB)] IEE JNL

8 Two's-complement fast serial-parallel multiplier

Sunder, S.; El-Guibaly, F.; Antoniou, A.; Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G-Circuits, Devices and Systems], Volume: 142, Issue: 1, Feb. 1995 Pages:41 - 44

[Abstract] [PDF Full-Text (252 KB)] IEE JNL

9 **Design and FPGA implementation of image block encoders with 2D-DWT** *Lakshminarayanan, G.; Venkataramani, B.; Senthil Kumar, J.; Yousuf, A.K.; Sriram, G.;*

TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region , Volume: 3 , 15-17 Oct. 2003

Pages:1015 - 1019 Vol.3

[Abstract] [PDF Full-Text (425 KB)] IEEE CNF

${\bf 10}~$ An FPGA based parameterizable system for matrix product implementation

Amira, A.; Bensaali, F.; Signal Processing Systems, 2002. (SIPS '02). IEEE Workshop on , 16-18 Oct. 2002 Pages:75 - 79

[Abstract] [PDF Full-Text (492 KB)] IEEE CNF

11 An FPGA implementation of Walsh-Hadamard transforms for signal processing

Amira, A.; Bouridane, A.; Milligan, P.; Roula, M.;

Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01). 2001

IEEE International Conference on , Volume: 2 , 7-11 May 2001

Pages:1105 - 1108 vol.2

[Abstract] [PDF Full-Text (316 KB)] IEEE CNF

12 Power efficient FIR folding transformation for wireline digital communications

Shalash, A.F.; Parhi, K.K.;

Signals, Systems & Computers, 1998. Conference Record of the Thirty-Second

Asilomar Conference on , Volume: 2 , 1-4 Nov. 1998

Pages:1816 - 1820 vol.2

[Abstract] [PDF Full-Text (432 KB)] IEEE CNF

13 Design and implementation of asynchronous parallel multiplyaccumulate arithmetic architectures

Rao, V.M.; Nowrouzian, B.;

Circuits and Systems, 1995., Proceedings., Proceedings of the 38th Midwest

Symposium on , Volume: 2 , 13-16 Aug. 1995

Pages:761 - 764 vol.2

[Abstract] [PDF Full-Text (380 KB)] IEEE CNF

14 A high throughput FPGA implementation of a bit-level matrix product

Amira, A.; Bouridane, A.; Milligan, P.; Sage, P.;

Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on , 11-13 Oct. 2000

Pages:356 - 364

[Abstract] [PDF Full-Text (352 KB)] IEEE CNF

15 Design of a lower-error fixed-width multiplier for speech processing application

Lan-Da Van; Shuenn-Shyang Wang; Shing Tenqchen; Wu-Shiung Feng; Bor-Shenn Jeng;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International

Symposium on , Volume: 3 , 30 May-2 June 1999

Pages:130 - 133 vol.3

[Abstract] [PDF Full-Text (248 KB)] IEEE CNF

<u>1</u> 2 <u>Next</u>

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Seck to Tep

Copyright © 2004 IEEE — All rights reserved